CPU Interrupt-request line triggered by I/O
device
Interrupt handler receives interrupts
Maskable to ignore or delay some interrupts
Interrupt vector to dispatch interrupt to correct
handler
Based on priority
Some nonmaskable
Interrupt mechanism also used for exceptions