that can be present even if all appropriate devices are
perfectly matched. This predictable or systematic offset can be minimized by careful
design. Although it occurs also in BJT op amps, and we have encountered it in Section 8.5.5,
it is usually much more pronounced in CMOS op amps because their gain-per-stage is
rather low.