Figure 6 shows the perfor-mance of Design 1 (leftmost, blue) compared to an ideal MMU with an impossibly low latency and infinite sized TLBs. Performance is good when it is close to the ideal MMU’s 1.0. (Designs 2 (green) and 3 (brown) will be discussed later.)