As a consequence, high sampling speeds are achieved with slower ADC electronics, thereby reducing cost and power consumption and increasing channel density and amplitude resolution. This comes at the expense of the introduction of dead time during chip readout