• parallel execution by variable-length VLIW,
• 32-bit-length instruction format with 64-entry register files,
• general CPU function in combination with a media-processing function for enhancing multimedia-processing ability, and
• instructions for global scheduling.