Here an adjustment is made as to whether or not the configured
8–bit value is to be written into the storage cell of the communication
object and sent after a rising edge in the signal status at
the input. The rising edge corresponds to a change in the signal
status at the input from logical “0” to “1”.