The subsequent command consists of three address bits
(only ‘000’ is supported) and five command bits. The
SHT1x indicates the proper reception of a command by
pulling the DATA pin low (ACK bit) after the falling edge of
the 8th SCK clock. The DATA line is released (and goes
high) after the falling edge of the 9th SCK clock.