clocking it only when the input is 1. When a 1 reaches the last flip flop, H, the shift register will be cleared. We can take the output from G (or from any of the first seven flip flops); it goes to 1 on the seventh 1 input and is cleared shortly after the eighth. A block diagram is as follows: