This scheme provides a centralized solution by maintaining a directory in the main memory. This directory contains information about the different cache memories in the different processors. When a processor modifies the information in its cache, the central memory controller check, the directory and finds which processors are affected. Only the affected processors are informed by the central controller about the change.