The 80C186EB can receive interrupts from a number
of sources, both internal and external. The interrupt
control unit serves to merge these requests on
a priority basis, for individual service by the CPU.
Each interrupt source can be independently masked
by the Interrupt Control Unit (ICU) or all interrupts
can be globally masked by the CPU