the drawbacks of the MyHDL are limited support of some advanced hardware description features from the RTL language packages and complex error reporting
comparison to the traditional hardware description language VHDL/Verilog israised level of the description abstraction and the ability to use all the scripting power of the Python language for unit testing or simulation verification