An extension of simulation is the assertion-based verication (ABV) methodology that captures a design’s intended behavior in temporal properties and monitors the properties. This methodology has been successfully used at lower levels of hardware designs, which are not suitable for software.