5. In order to reduce the power consumption, a Complex Programmable
Logic Device (CPLD) with ultra low power consumption
at 1.8 V supply was used to implement all the communication
protocol into it, avoiding the use of a high frequency clock for
microcontroller.