Figure 41-19 A circuit containing a generalized
field-effect transistor through which
electrons flow from the source terminal S
to the drain terminal D. (The conventional
current IDS is in the opposite direction.)
The magnitude of IDS is controlled by the
electric field set up within the FET by a
potential applied to G, the gate terminal.