Perhaps the biggest issue with adding support for multiple page sizes is how to manage physical memory.Microprocessors that support multiple page sizes normally impose the following alignment restriction: a mapping of size €3 bytes is defined to start at a virtual address that is a multiple of B and a physical address that is a multiple of B, where B is a power of 2. Note
that the physical address specifies a contiguous physical page of size B.