A one-level subroutine facility is provided. One bit in every microinstruction
is dedicated to this task.When the bit is set, an 11-bit return register is loaded with
the updated contents of the control address register. A subsequent microinstruction
that specifies a return will cause the control address register to be loaded from the
return register.