This lab introduces students to the timing methodology used in all subsequent labs. The CPU model used in this lab was described earlier in this paper. Once their timing code has been verified, students conduct a study addressing issues such as the consistency of performance over the benchmarks, the sensitivity of performance to the latency of the functional units, the fraction of loads that cause load stalls, and the overall efficiency of this processor