In fact, our approach can be extended to a different mix
of hardware accelerators, connected to the host with either a
shared memory or a physical connection (e.g., CPUs, GPUs,
FPGAs, Xeon Phi), as we only model the accelerator by its
capability to process the workload, without using any architecture
details.