If the address is legal but the memory manager generates an abort, the data trap will be taken. The write-
back of the modified base will take place, but all other processor state will be preserved. The coprocessor is
partly responsible for ensuring that the data transfer can be restarted after the cause of the abort has been
resolved, and must ensure that any subsequent actions it undertakes can be repeated when the instruction
is retried.