The case for hardware support for multiple page sizes has been argued by others [ 8 1, and there are now several microprocessor architectures that support multiple page sizes, including R4OOO [6], Alpha [9], and SuperSPARC 171. For example, the R4000 supports seven page sizes (from 4K to 16M bytes) using a 48-entry fully associative TLB