In this section, a mathematical model is derived to show the nonlinear performance of voltage multiplier. With the help of the proposed model, optimization of number of stages
to achieve maximum RF to DC conversion efficiency is discussed. The model also gives the input capacitive impedance which will be used for further study in the following sections.