Table 16.3 lists the various address generation techniques. These can be
divided into explicit techniques, in which the address is explicitly available in the
microinstruction, and implicit techniques, which require additional logic to generate
the address.