9. The DC/DC converter according to claim 8, Wherein said holding circuit includes a short circuit for preventing a ramp-up of the first comparing signal Within a time period
from When the reset signal is input to said latch circuit till When the signal for setting said latch circuit is input.