We discuss and compare three competitive schemes,
which are shown in Figure 4. A comprehensive introduction
to related work is given in Section 5. In conventional
DRAM system, all chips are controlled by a single select
signal. Thus, all chips are accessed simultaneously. In contrast,
individual chips can be accessed separately by generating
separate chip select signals in SDS. There is no further
modification to DRAM chips and data layout