that instruction reaches the processor at the clock time that latches the corresponding processor state into stage 9 , and is ready to join that processor state as the state moves from stage 9 to stage 10 at the end of the next trip through the pipeline