The built-in self-repair concept presented in this work uses hardware redundancy. For the chip manufacturer, the self-test
procedure can help to simplify the device characterization process by providing greater visibility into the device and can
reduce manufacturing test time by allowing autonomous testing of some subset of the chip.