The L2 cache contains both instruction and data stream information. It is organized as 16-way setassociative. The L2 cache data and tag store is protected with ECC. When a given cache line in the L2 cache contains instruction stream information, the ECC bits associated with the given line are used to store predecode and branch prediction information.