Optimizing the design of a cache memory
generally has four aspects:
(1) Maximizing the probability of finding a
memory reference's target in the cache
(the hit ratio),
(2) minimizing the time to access information that is indeed in the cache {access
time),
(3) minimizing the delay due to a miss, and