We propose a high performance split shared-bus communication architecture through simultaneous multiple bus accesses. An implementation of the bus arbiter with reasonable
area and timing cost is also proposed. Experimental results
show that the bus architecture can have up to 2.3 times improvement in the effective bandwidth and up to 5 times reduction in the communication latency.