Today, mainstream multi-core hardware systems offer the option to scale down/up the frequency of an individual CPUcore, which can be actuated via the Operating System support. Based on this facility, in our approach, the thread by itself scales down the frequency of the associated CPU-core upon entering a blocking phase.