They are similar in architecture to RISC processors, in which a small set of frequently used instructions has been optimized at the expense of less frequently used operations. Additionally, nearly all of these instructions execute in a single CPU clock cycle