The descriptor tables contain 8-byte descriptions of each segment, including base and limit registers.
Logical linear addresses are generated by looking the selector up in the descriptor table and adding the appropriate base address to the offset, as shown in Figure 8.22: