In the TTA instruction there is a slot for each bus to specify its associated
move operation in a specific clock cycle. It more closely resembles
to a VLIW architecture but with reduced complexity as compared
to conventional VLIW architectures [15], as the processor is not
programmed by operations but by defining the moves to functional
units.