With the advance of VLSI technology, power
consumption of chips has become a major concern in the state of
art CMOS circuits design. Among all kinds of previous power
analysis methods, the gate-level power analysis can give a
relatively accurate result and has been commonly used