The processor is based on the Harvard architecture, in
which the size of the instructions is not related to the size of
the data, and therefore it can be optimized in a way that any
instruction occupies a single position of program memory,
thus obtaining greater speed and a minor program length.
Also, the access time to the instructions can be superposed
with the one of the data, obtaining a greater speed in each
operation.