A typical SR is shown in Fig.3.16. Here the output of the voltage regulator, Bref SV C and a set reference Bset SV C are compared. If the error exceeds a threshold, it activates an integrator after an adjustable time delay (of the order of several seconds). The integrator output is hard limited by a non-wind up limiter and modifies the voltage reference.