it is specified that delay in all timing paths is mainly
due to the clocking procedure and the timing activity is
reduced by scan chain.
The modified T-Flip flop which is used
with scan cell is also related to the design which provides the
high speed performance and reduction in area overhead
problems as shown in [4].