The datasheet of the ATMEGA328 warns about this phenomenon: At an ADC-clock above 200 kHz the resolution becomes lower. At a clock frequency of 16 MHz and a division factor of 64 the ADC clock becomes 250 kHz, just above the threshold where the resolution becomes less as confirmed by the measurements.