the required tranfers are dictated by four timing variables T0 through T3 as follows
the timing variables are mutually exclusive , which means that only one variable is equal to 1 at any given time , while the other three are equal to 0. Draw a block diagram showing the hardware implementation of the register transfers . include the connections necessary from the four timing variables to the selection inputs of the multiplexers and to the load input of R5