Figure 4.1 shows the high-level view of a MIPS implementation, focusing on
the various functional units and their interconnection. Although this figure shows
most of the fl ow of data through the processor, it omits two important aspects of
instruction execution.