We used the CACTI cache model to evaluate the power consumption and access latency of proposed cache architecture.
Simple scalar CPU simulator was used to produce final results.
Itis shown that the proposed location cache architecture is power-efficient.
In the simulated cache configurations, up-to 47% of cache
accessing energy and 25% of average cache access latency can be reduced.