a holding circuit Which holds the ?rst comparing signal to a predetermined level during a predetermined time period or longer, Which is required from When the reset signal is input to said latch circuit until When a signal for setting said latch circuit is input.