6. Conclusions
New technologies and new standards of wireless communication area take big challenges for general processors.
This article focuses on the problem and constructs a reconfigurable stream processor by analyzing representative communication standards.
Stream cache with multi-bank and tailored reconfigurable logics is implemented.
Configurable instruction set for Software radio is presented too.
The paper provides a novel way of designing hardware for software radio.