Concurrent signal assignment statements can easily capture the gate level behavior of digital systems
Higher level digital components have more complex behaviors
Input/output behavior not easily captured by concurrent signal assignment statements
Models utilize state information
Incorporate data structures
We need more powerful constructs