objects declared in a VHDL description can have additional
information, called attributes, associated with them. There are a number
of standard pre-defined attributes, and some of those for types and arrays are discussed here. An attribute is referenced using the ‘'’ notation. For
example,