We begin inside the parentheses and build an AND gate with inputs x and z. The output of that goes to an OR gate, the other input of which is w. That is ANDed with v, which is ORed with the input z and the output of the AND gate, producing wxy, which results in the circuit of Figure 2.11.