I/O port
Communication pathway from CPU to peripheral device
Usually a memory address that can be read/written by the CPU and a single peripheral device
Also a logical abstraction that enables CPU and bus to interact with each peripheral device as if the device were a storage device with linear address space