For dramatic power reduction of high-performance CPU, nonvolatile cache memory designs have been presented using fast- and low-power p-STT-MRAM. For L3, L2 and L1 cache, 1T-1MTJ, 6T-2MTJ, and short write pulse based 6T-2MTJ having VIMS has been presented for the most suitable combination for the cache memory.