THE evolving trend of chip multiprocessor (CMPs)
utilization for extensive use of parallelism [1] along
with multicore architectures have accelerated the demand of
high-bandwidth and low-latency interconnects in High-Performance
Computing Systems (HPCS). Recent improvements in
interconnects have equipped data centers with energy efficient