From the flow described above, we can find that gate-level netlist based power analysis method focuses on accurate records for all cells’ switching activities in a given circuit. However, the large amount cells in large scale circuit need large records when program is running dynamically. So it will cause the simulation speed very slow. Therefore, in order to enhance gate-level power simulation speed, this paper presents a methodology to accelerate the gate-level simulation and power estimation.